-

CORRECTING and REPLACING Panmnesia Signs Strategic Partnership with Openchip at MWC26

AI infrastructure link solution provider expands global technical collaboration.

CORRECTION...by Panmnesia

BARCELONA, Spain--(BUSINESS WIRE)--The quote in the fifth paragraph of the release dated March 4, 2026, should read: “This collaboration is very important for building a scalable and efficient AI infrastructure in the global tech landscape. In our mission to strengthen digital sovereignty through open-standard, high-performance silicon, this collaboration will explore the combination of RISC-V accelerators with advanced link technologies to tackle the data movement bottlenecks to define the next generation of AI and computing.”

The updated release reads:

PANMNESIA SIGNS STRATEGIC PARTNERSHIP WITH OPENCHIP AT MWC26

AI infrastructure link solution provider expands global technical collaboration.

Panmnesia, a provider of advanced link solutions, announced today that it has signed a Memorandum of Understanding (MOU) with Openchip, a European AI accelerator design company, at MWC26 in Barcelona. The agreement focuses on technical collaboration related to AI/HPC infrastructure.

The agreement marks a step toward technical collaboration aimed at enhancing performance, scalability, and resource efficiency in AI accelerator and infrastructure environments. The two companies exchanged in-depth technical perspectives on link architecture design and system optimization approaches for AI/HPC systems.

As large-scale AI models continue to proliferate, efficient utilization of accelerator resources and high-performance connectivity within data centers have emerged as key competitive factors. In particular, standards-based link technologies that seamlessly connect AI accelerators and infrastructure resources are rapidly gaining industry attention. Under the agreement, the companies are going to explore collaboration opportunities across various link standards and system architecture configurations.

■ Executive Quotes

Myoungsoo Jung, CEO of Panmnesia, said, “As AI accelerator and infrastructure environments evolve rapidly, link technologies are becoming increasingly critical to overall system performance. Through global partnerships, Panmnesia will continue to advance next-generation link technologies for AI infrastructure.”

Cesc Guim, CEO of Openchip, said, “This collaboration is very important for building a scalable and efficient AI infrastructure in the global tech landscape. In our mission to strengthen digital sovereignty through open-standard, high-performance silicon, this collaboration will explore the combination of RISC-V accelerators with advanced link technologies to tackle the data movement bottlenecks to define the next generation of AI and computing.”

■ About Panmnesia

Panmnesia is a company developing advanced link solutions that enhance scalability and resource efficiency in AI infrastructure. The company offers a comprehensive portfolio that includes Link Controllers, Fabric Switches, and Memory Expansion Kits.

In particular, Panmnesia also serves as a partner providing Custom Silicon solutions based on Link Controller and Switch technologies. These solutions enable semiconductor companies to implement silicon chips optimized for scalable data center environments. Through its technologies, Panmnesia supports high-speed communication between devices, memory pooling and sharing, and resource disaggregation and expansion—allowing diverse system devices to be flexibly/efficiently integrated within large-scale data center architectures.

Recently, the company unveiled its CXL** 3.2 / PCIe 6.4 switch product. To further strengthen its technological competitiveness, Panmnesia has independently designed and validated a reference architecture that enables flexible memory expansion without the need for additional GPU deployment.

This technology was recognized for its innovation by receiving CES Innovation Awards for two consecutive years, at CES 2024 and CES 2025.

** CXL (Compute eXpress Link): A high-speed, low-latency interconnect standard that enables organic connection among CPUs, GPUs, and memory, allowing computing resources to be flexibly expanded and utilized as needed.

For more information, visit https://panmnesia.com/.

■ About Openchip

Openchip is a European systems company developing a unique portfolio of RISC-V*–based accelerators, along with full-stack hardware and software infrastructure for next-generation AI and supercomputing applications. Headquartered in Barcelona with a growing presence across Europe, Openchip brings together top-tier talent in silicon engineering and software engineering, with a strong focus on artificial intelligence. Its end-to-end optimized products advance digital sovereignty and deliver best-in-class performance for Europe’s most critical computing needs.

* RISC-V: An open processor architecture standard that allows companies to freely design and customize semiconductor chips.

For more information, visit https://openchip.com/

For more information, please contact: LLYC - openchip@llyc.global

Contacts

Media Contact:
Name: Hanyeoreum Bae
Email: hyrbae@panmnesia.com
Phone: +82-10-5197-0194
Website: https://panmnesia.com/

Panmnesia


Release Versions

Contacts

Media Contact:
Name: Hanyeoreum Bae
Email: hyrbae@panmnesia.com
Phone: +82-10-5197-0194
Website: https://panmnesia.com/

More News From Panmnesia

SK Telecom and Panmnesia Sign Partnership to Innovate AI Data Center Architecture, Enhancing Cost Efficiency and Performance

BARCELONA, Spain--(BUSINESS WIRE)--Panmnesia, an AI infrastructure link solution provider, today announced the signing of a strategic partnership with SK Telecom (SKT), South Korea’s largest telco and a leading AI company. The agreement, signed at MWC26 in Barcelona, aims to jointly develop a CXL-based next-generation AI data center (DC) architecture. As large-scale AI services grow, AI DCs are expanding GPU deployments, driving up costs. Recognizing the need for sustainable scalability, SKT an...

Panmnesia Announces Sample Availability of PCIe 6.0/CXL 3.2 Fabric Switch - The Industry’s First Fabric Switch Silicon Fully Implementing the CXL 3.2 Standard with Port-Based Routing (PBR) Support

DAEJEON, South Korea--(BUSINESS WIRE)--Panmnesia, a pioneer in AI infrastructure link solutions, announced sample availability of its PCIe 6.0/CXL 3.2 Fabric Switch — the industry’s first CXL switch silicon supporting port-based routing (PBR). The company is currently in the process of providing switch silicon samples to early access partners. Panmnesia’s switch is a hybrid solution that supports both PCIe Gen 6 and CXL 3.2 protocols on a single chip, while maintaining full backward compatibili...

Panmnesia Introduces Today’s and Tomorrow’s AI Infrastructure, Including a Supercluster Architecture That Integrates NVLink, UALink, and HBM via CXL

DAEJEON, South Korea--(BUSINESS WIRE)--Panmnesia has released a technical report titled “Compute Can’t Handle the Truth: Why Communication Tax Prioritizes Memory and Interconnects in Modern AI Infrastructure.” In this report, Panmnesia outlines the trends in modern AI models, the limitations of current AI infrastructure in handling them, and how emerging memory and interconnect technologies—including Compute Express Link (CXL), NVLink, Ultra Accelerator Link (UALink), and High Bandwidth Memory...
Back to Newsroom